PCI8195 User's Manual



W Beijing ART Technology Development Co., Ltd.

Contents

Contents	2
Chapter 1 Overview	
Chapter 2 Components Layout Diagram and a Brief Description	
2.1 The Main Component Layout Diagram	5
2.2 The Function Description for the Main Component	
2.2.1 Signal Input and Output Connectors	5
2.2.2 Potentiometer	5
2.2.3 Physical ID of DIP Switch	6
2.2.4 Status Indicator	7
Chapter 3 Signal Connectors	
3.1 The Definition of Signal Input and Output Connectors	
Chapter 4 Connection Ways for Each Signal	
4.1 Single-ended Input Connection	
4.2 Differential-ended Input Mode	
4.3 Methods of Realizing the Multi-card Synchronization	
Chapter 5 The Instruction of the AD Trigger Function	
5.1 AD Internal Trigger Mode	
5.2 AD External Trigger Mode	
Chapter 6 Methods of using AD Internal and External Clock Function	
6.1 Internal Clock Function of AD	
6.2 External Clock Function of AD	
6.3 Methods of Using AD Continuum and Grouping Sampling Function	16
6.3.1 AD Continuum Sampling Function	
6.3.2 AD Grouping Sampling Function	
Chapter 7 Subtractive Counter	21
Chapter 8 Notes, Calibration and Warranty Policy	
8.1 Notes	
8.2 Analog Signal Input Calibration	24
8.3 Analog Signal Output Calibration	24
8.4 DA use	
8.5 Warranty Policy	25
Products Rapid Installation and Self-check	
Rapid Installation	
Self-check	
Delete Wrong Installation	

Chapter 1 Overview

In the fields of Real-time Signal Processing, Digital Image Processing and others, high-speed and high-precision data acquisition modules are demanded. ART PCI8195 data acquisition module, which brings in advantages of similar products that produced in china and other countries, is convenient for use, high cost and stable performance.

ART PCI8195 is a data acquisition module based on PCI bus. It can be directly inserted into IBM-PC/AT or a computer which is compatible with PCI8195 to constitute the laboratory, product quality testing center and systems for different areas of data acquisition, waveform analysis and processing. It may also constitute the monitoring system for industrial production process.

Software

Analysis Software

ART PCI8195 module is well-suited for precision data acquisition analysis applications, which you can specifically address with the ART Data Acquisition Measurement Suite. The suite has two components –digital and graphics mode analysis (functions) for voltage (any signal can be transformed into the voltage signal), frequency response and other analysis.

The Data Acquisition Measurement Suite is interactive software designed to simplify the process of acquiring and analyzing voltage signals.

Unpacking Checklist

Check the shipping carton for any damage. If the shipping carton and contents are damaged, notify the local dealer or sales for a replacement. Retain the shipping carton and packing material for inspection by the dealer.

Check for the following items in the package. If there are any missing items, contact your local dealer or sales.

- PCI8195 Data Acquisition Board
- ART Disk
 - a) user's manual (pdf)
 - b) drive
 - c) catalog
- Warranty Card

FEATURES

Analog Input

- ➢ Input Range: ±10V, ±5V, ±2.5, 0~10V, 0~5V
- ➢ 16-bit resolution
- Sampling Rate: up to 150KHz
- Analog Input Mode: 16SE/8DI
- Isolation Voltage: 2500Vrms (1min)
- > Data Read Mode: non-empty, half-full inquiry mode and interrupt mode.

- ➢ FIFO Size: 16K word
- Memory Signs: full, non-empty and half-full
- > AD Mode: continuum sampling , grouping sampling
- ➢ Group Interval: software-configurable, minimum value is sampling period, maximum value is 419430uS
- Clock Source: external clock, internal clock (software-configurable)
- > Trigger Mode: software trigger, hardware trigger(external trigger)
- > Trigger Type: level trigger , edge trigger
- > Trigger Direction: negative, positive, positive and negative trigger
- > Trigger Source DTR Input Range: standard TTL level
- Programmable Gain: 1, 2, 4, 8 (AD8251 default) or 1, 2, 5, 10 (AD8250) or 1, 10, 100, 1000 (AD8253)
- Analog Input Impedance: 10MΩ
- Amplifier Set-up Time: 785nS(0.001%)(max)
- Non-linear error: ±3LSB(Max)
- System Measurement Accuracy: 0.01%
- ➢ Operating Temperature Range: 0°C~50°C
- Storage Temperature Range: −20°C~70°C

Analog Output

- ➢ Output Range: ±10.8V, ±10V, ±5V, 0~10.8V, 0~10V, 0~5V
- ➤ 12-bit resolution
- ➢ Set-up Time: 10µS
- Channel No.: 4-channel
- > Non-linear error: ± 1 LSB(Max)
- ➢ Output Error (full-scale): ±1LSB
- ➢ Operating Temperature Range: 0°C~50°C
- ➢ Storage Temperature Range: -20°C~+70°C

Counter/Timer

- Channel No.: 3-channel
- Counter Mode: subtracting count
- ➤ 32-bit resolution
- Count Mode: 6 modes (software-configurable)
- ► Electrical Standard: TTL Level

Other Features

Board Clock Oscillation: 40MHz

Dimension

124.1mm * 91.6mm* 17mm

Chapter 2 Components Layout Diagram and a Brief Description



2.1 The Main Component Layout Diagram

2.2 The Function Description for the Main Component

2.2.1 Signal Input and Output Connectors

CN1: Analog signal input and output connectors


2.2.2 Potentiometer

- RP1: Analog signal input full-scale adjustment potentiometer
- RP2: Analog signal input zero-point adjustment potentiometer
- RP4: AO0 analog signal output zero-point adjustment potentiometer
- RP8: AO1 analog signal output zero-point adjustment potentiometer
- RP3: AO2 analog signal output zero-point adjustment potentiometer
- RP7: AO3 analog signal output zero-point adjustment potentiometer
- RP6: AO0 analog signal output full-scale adjustment potentiometer
- RP10: AO1 analog signal output full-scale adjustment potentiometer
- RP5: AO2 analog signal output full-scale adjustment potentiometer

RP9: AO3 analog signal output full-scale adjustment potentiometer

2.2.3 Physical ID of DIP Switch

DID1: Set physical ID number. When the PC is installed more than one PCI8195, you can use the DIP switch to set a physical ID number for each board, which makes it very convenient for users to distinguish and visit each board in the progress of the hardware configuration and software programming. The following four-place numbers are expressed by the binary system: When DIP switch points to "ON", that means "1", and when it points to the other side, that means "0." As they are shown in the following diagrams: place "ID3" is the high bit."ID0" is the low bit, and the black part in the diagram represents the location of the switch. (Test software of the company often use the logic ID management equipments and at this moment the physical ID DIP switch is invalid. If you want to use more than one kind of the differences between logic ID and physical ID, please refer to the function explanations of "CreateDevice" and "CreateDeviceEx" of *The Prototype Explanation of Device Object Management Function* in *PCI8195S* software specification).



The above chart shows"1111", so it means that the physical ID is 15. The above chart shows"0111", so it means that the physical ID is 7. The above chart shows"0101", so it means that the physical ID is 5.

ID3	ID2	ID1	ID0	Physical ID (Hex)	Physical ID (Dec)
OFF (0)	OFF (0)	OFF (0)	OFF (0)	0	0
OFF (0)	OFF (0)	OFF (0)	ON (1)	1	1
OFF (0)	OFF (0)	ON (1)	OFF (0)	2	2
OFF (0)	OFF (0)	ON (1)	ON (1)	3	3
OFF (0)	ON (1)	OFF (0)	OFF (0)	4	4
OFF (0)	ON (1)	OFF (0)	ON (1)	5	5
OFF (0)	ON (1)	ON (1)	OFF (0)	6	6
OFF (0)	ON (1)	ON (1)	ON (1)	7	7
ON (1)	OFF (0)	OFF (0)	OFF (0)	8	8
ON (1)	OFF (0)	OFF (0)	ON (1)	9	9
ON (1)	OFF (0)	ON (1)	OFF (0)	А	10
ON (1)	OFF (0)	ON (1)	ON (1)	В	11
ON (1)	ON (1)	OFF (0)	OFF (0)	С	12
ON (1)	ON (1)	OFF (0)	ON (1)	D	13
ON (1)	ON (1)	ON (1)	OFF (0)	Е	14
ON (1)	ON (1)	ON (1)	ON (1)	F	15

2.2.4 Status Indicator

- EF: FIFO non-empty status indicator
- HF: FIFO half status indicator
- FF: FIFO overflow status indicator

Chapter 3 Signal Connectors

3.1 The Definition of Signal Input and Output Connectors

62 core plug on the CN1 pin definition

AI2 62 0^{42} 0^{21} AI0 AI5 61 0^{42} 0^{20} AI3 AI8 60 0^{42} 0^{19} AI6 AI8 60 0^{42} 0^{19} AI6 AI11 59 0^{39} $AI10$ $AI7$ AII1 59 0^{39} $AI10$ $AI12$ AII4 58 0^{39} $AI10$ 0^{39} $AI11$ AII4 58 0^{37} NC 0^{36} $AI13$ AII4 58 0^{37} NC 0^{36} NC NC 57 0^{36} NC 0^{36} NC NC 55 0^{36} NC 0^{36} NC NC 53 0^{12} NC 0^{30} NC AGND 50 0^{31} 0^{12} NC 0^{30} 0^{20} NC 0^{30} 0^{20} NC 0^{30} 0^{31} 0^{10} 0^{30} 0^{20}			\frown	
AI5 61 0^{41} AI4 AI8 60 0^{40} AI7 AI8 60 0^{40} AI7 AI10 0^{39} AI10 AI11 59 0^{39} AI10 AI14 58 0^{39} AI10 AI14 58 0^{37} AI12 AI14 58 0^{37} NC NC 57 0^{36} NC NC 56 0^{36} NC NC 55 0^{12} NC NC 54 0^{30} 0^{11} NC 0^{30} 0^{12} NC 0^{30} 0^{11} NC AGND 52 0^{30} 0^{31} $A00$ 0^{30} $A03$ NC 50 0^{30} 0^{30} $A03$ 0^{29} NC AGND 49 0^{29} 0^{20} 0^{20} 0^{20} 0^{20} 0^{20} $0^{$			Q ²¹	AI0
AI5 61 0^{41} AI4 AI8 60 0^{40} AI7 AI8 60 0^{40} AI7 AI10 0^{39} AI10 AI11 59 0^{39} AI10 AI14 58 0^{39} AI10 AI14 58 0^{37} AI12 AI14 58 0^{37} NC NC 57 0^{36} NC NC 56 0^{36} NC NC 55 0^{12} NC NC 54 0^{30} 0^{11} NC 0^{30} 0^{12} NC 0^{30} 0^{11} NC AGND 52 0^{30} 0^{31} $A00$ 0^{30} $A03$ NC 50 0^{30} 0^{30} $A03$ 0^{29} NC AGND 49 0^{29} 0^{20} 0^{20} 0^{20} 0^{20} 0^{20} $0^{$		(0 ⁴²	AI1
AI8 60 $AI7$ AI8 60 $AI7$ AII 59 $AI10$ AII1 59 $AI10$ AII4 58 $AI10$ AII4 58 $AI10$ AII4 58 $AI10$ NC 57 O NC 56 O NC 55 O NC 55 O NC 54 O <td>AI2</td> <td>62</td> <td>0²⁰</td> <td>AI3</td>	AI2	62	0 ²⁰	AI3
AI8 60 $AI7$ AI8 60 $AI7$ AII 59 $AI10$ AII1 59 $AI10$ AII4 58 $AI10$ AII4 58 $AI10$ AII4 58 $AI10$ NC 57 O NC 56 O NC 55 O NC 55 O NC 54 O <td></td> <td></td> <td>0⁴¹</td> <td>AI4</td>			0 ⁴¹	AI4
Allo 0^{39} Allo All1 59^{0} $All0$ All4 58^{0} 0^{39} $All0$ All4 58^{0} 0^{39} $All0$ NC 57^{0} 0^{39} $All0$ NC 57^{0} 0^{39} $All0$ NC 56^{0} 0^{37} NC NC 56^{0} 0^{36} NC NC 55^{0} 0^{34} NC NC 55^{0} 0^{34} NC NC 53^{0} 0^{12} NC $AGND$ 52^{0} 0^{31} NC $AGND$ 52^{0} 0^{30} $AO2$ $AO1$ 51^{0} 0^{30} $AO2$ $AO1$ 51^{0} 0^{29} NC $AGND$ 49^{0} 0^{29} NC $AGND$ 49^{0} 0^{29} NC 029^{0} NC 0^{26} $GATE1$ $DGND$ 46^{0} 0^{25} $GATE0$ 0^{24} <tr< td=""><td>AI5</td><td>61</td><td>0 19</td><td>AI6</td></tr<>	AI5	61	0 19	AI6
Allo 0^{39} Allo All1 59^{0} $All0$ All4 58^{0} 0^{39} $All0$ All4 58^{0} 0^{39} $All0$ NC 57^{0} 0^{39} $All0$ NC 57^{0} 0^{39} $All0$ NC 56^{0} 0^{37} NC NC 56^{0} 0^{36} NC NC 55^{0} 0^{34} NC NC 55^{0} 0^{34} NC NC 53^{0} 0^{12} NC $AGND$ 52^{0} 0^{31} NC $AGND$ 52^{0} 0^{30} $AO2$ $AO1$ 51^{0} 0^{30} $AO2$ $AO1$ 51^{0} 0^{29} NC $AGND$ 49^{0} 0^{29} NC $AGND$ 49^{0} 0^{29} NC 029^{0} NC 0^{26} $GATE1$ $DGND$ 46^{0} 0^{25} $GATE0$ 0^{24} <tr< td=""><td></td><td></td><td></td><td>AI7</td></tr<>				AI7
AIIA 58 38 AII3 AII4 58 37 16 AII3 NC 57 0 36 113 NC NC 56 0 36 NC NC NC 55 0 36 NC 0 NC 55 0 0 36 NC NC 55 0 0 31 NC NC 53 0 0 31 NC AGND 52 0 0 31 $AO0$ AO1 51 0 0 0 0 0 AGND 52 0 0 0 0 0 0 AGND 49 0 0 0 0 0 0 0 AGND 49 0 0 0 0 0 0 AGND 49 0 0 0 0 0 0 0 0	AI8	60	18	AI9
AIIA 58 38 AII3 AII4 58 37 16 AII3 NC 57 0 36 113 NC NC 56 0 36 NC NC NC 55 0 36 NC 0 NC 55 0 0 36 NC NC 55 0 0 31 NC NC 53 0 0 31 NC AGND 52 0 0 31 $AO0$ AO1 51 0 0 0 0 0 AGND 52 0 0 0 0 0 0 AGND 49 0 0 0 0 0 0 0 AGND 49 0 0 0 0 0 0 AGND 49 0 0 0 0 0 0 0 0			0 ³⁹	AI10
All Y 30 37 $All J$ NC 57 0^{37} NC NC 56 0^{36} NC NC 56 0^{36} NC NC 56 0^{36} NC NC 55 0^{36} NC NC 54 0^{33} NC NC 54 0^{32} NC NC 53 0^{31} NC 0^{32} NC 0^{33} NC $AGND$ 52 0^{31} $AO0$ $AO1$ 51 0^{30} 9 $AO2$ 0^{30} $AO3$ 0^{29} NC $AGND$ 49 0^{29} NC 46 0^{27} $DGND$ 47 0^{28} NC 0^{26} $GATE1$ 0^{26} $GATE1$ 0^{26} $GATE1$ 0^{26} $GATE1$ 0^{26} $GATE1$ 0^{26} $GATE1$ 0^{26} $GATE2$ $0UT0$ 0^{24} $0LK1$ 0^{24} $0LK1$ 0^{23} $0UT0$ 0^{23}	AI11	59	0^{17}	
All Y 33° 37° $All J$ NC 57° 0^{37} NC NC 56° 0^{36} NC NC 56° 0^{36} NC NC 55° 0^{36} NC NC 55° 0^{36} NC NC 54° 0^{32} NC NC 54° 0^{32} NC NC 53° 0^{31} NC AGND 52° 0^{31} $AO0$ AO1 51° 0^{30} $AO2$ 0^{30} 9 $AO2$ 0^{30} 9 $AO2$ 0^{30} 8 NC $AGND$ 49° 0^{28} $AGND$ 49° 0^{28} 0^{27} $DGND$ 0^{26} 0^{26} $GATE1$ 0^{26} $GATE1$ 0^{26} $GATE1$ 0^{26} $GATE1$ 0^{26} $GATE1$ 0^{26} $GATE1$ 0^{26} $GATE2$ 0^{27} $CLK2$ 0^{28} $CLK1$ 0^{26} $GATE2$ 0^{26} $GATE1$ 0^{26} $GATE2$ 0^{27} $CLK12$ 0^{28} $0U10$			0 ³⁸	AI13
NC 56 NC 36 NC NCNC 56 NC 0^{36} NC 0^{35} NC NCNC 55 NC 0^{34} NC 0^{34} NC NCNC 54 0^{33} 0^{13} NC 0^{34} NC 0^{32} NC 53 0^{32} 0^{11} NC 0^{32} NC 0^{32} AGND 52 0^{31} 0^{32} NC 0^{30} 0^{30} AO1 51 0^{31} 0^{30} $AO3$ 0^{29} NC $AO3$ AGND 49 0^{28} 0^{29} NC 0^{28} NC 0^{27} AGND 49 0^{26} 0^{28} NC 0^{26} 0^{28} DGND 47 0^{26} 0^{26} 0^{27} 0^{28} DGND 47 0^{26} 0^{26} 0^{26} 0^{27} DGND 46 0^{25} 0^{26} 0^{26} 0^{26} DTR 45 0^{24} 0^{24} $CLK2$ 0^{24} 0^{23} 0^{24} 0^{24} 0^{24} 0^{210}	AI14	58	16	AI15
NC 56 NC 36 NC NCNC 56 NC 0^{36} NC 0^{35} NC NCNC 55 NC 0^{34} NC 0^{34} NC NCNC 54 0^{33} 0^{13} NC 0^{34} NC 0^{32} NC 53 0^{32} 0^{11} NC 0^{32} NC 0^{32} AGND 52 0^{31} 0^{32} NC 0^{30} 0^{30} AO1 51 0^{31} 0^{30} $AO3$ 0^{29} NC $AO3$ AGND 49 0^{28} 0^{29} NC 0^{28} NC 0^{27} AGND 49 0^{26} 0^{28} NC 0^{26} 0^{28} DGND 47 0^{26} 0^{26} 0^{27} 0^{28} DGND 47 0^{26} 0^{26} 0^{26} 0^{27} DGND 46 0^{25} 0^{26} 0^{26} 0^{26} DTR 45 0^{24} 0^{24} $CLK2$ 0^{24} 0^{23} 0^{24} 0^{24} 0^{24} 0^{210}		_	0 ³⁷	NC
NC 55 0 0^{35} NCNC 55 0 0^{34} NC NC 54 0 0^{34} NC NC 53 0 0^{32} NC AGND 52 0 0^{31} NC AGND 52 0 0^{31} NC AGND 51 0 0^{30} $AO0$ NC 50 0 0^{30} $AO2$ AGND 51 0 0^{30} $AO2$ NC 50 0 0^{30} $AO3$ NC 50 0 0^{30} $AO3$ NC 50 0 0^{29} NC AGND 49 0 0^{29} NC 28° NC 0 0^{29} NC 00 47 0 0^{26} $CLKXM$ 026 $GATE1$ 0 0^{26} $GATE1$ $DGND$ 46 0 0^{25} $GATE1$ 0 026 $GATE1$ 0 0^{24} $CLK1$ 026 $GATE2$ 0 0^{23} $0U10$	NC	57	0^{15}	NC
NC $55 \circ$ $0^{35} \circ$ NCNC $55 \circ$ $0^{34} \circ$ NC NC $54 \circ$ $0^{34} \circ$ NC NC $53 \circ$ $0^{32} \circ$ NC AGND $52 \circ$ $0^{31} \circ$ NC AGND $52 \circ$ $0^{31} \circ$ $AO0$ AO1 $51 \circ$ $0^{30} \circ$ $AO2$ NC $50 \circ$ $0^{30} \circ$ $AO3$ NC $50 \circ$ $0^{30} \circ$ $AO3$ NC $50 \circ$ $0^{30} \circ$ $AO3$ NC $50 \circ$ $0^{29} \circ$ NC AGND $49 \circ$ $0^{29} \circ$ NC $28 \circ$ NC $0^{29} \circ$ NC DGND $47 \circ$ $0^{26} \circ$ $CLKXM$ DGND $46 \circ$ $0^{25} \circ$ $GATE1$ DGND $46 \circ$ $0^{25} \circ$ $GATE1$ DTR $45 \circ$ $0^{24} \circ$ $CLK1$ $0^{24} \circ$ $CLK1$ $0^{24} \circ$ $0^{23} \circ$ $0U10$			0^{36}	NC
NC 54 0 34 NC NC 54 0 0^{34} NC 0NC 54 0 0^{34} NC 0NC 53 0 0^{31} NC 0AGND 52 0 0^{31} NC 0AGND 51 0 0^{31} $A00$ 0AO1 51 0 0^{30} 9 0 $A02$ 0NC 50 0 0^{30} 9 0 $A02$ 0AGND 49 0 0^{29} NC 0AGND 49 0 0^{29} NC 0AGND 49 0 0^{29} NC 0AGND 47 0 0^{28} NC 0DGND 47 0 0^{26} $GATE1$ 0DGND 46 0 0^{25} $GATE1$ 0DGND 46 0 0^{26} $GATE1$ 0DGND 46 0 0^{26} $GATE1$ 0DTR 45 0 0^{24} $CLK2$ 0 0^{24} $CLK1$ 0 0^{23} 0^{23} 0^{210} 0^{210}	NC	56	0 ¹⁴	
NC 54 0 34 NC NC 54 0 0^{34} NC NC 54 0 0^{32} NC AGND 52 0 0^{32} NC AGND 52 0 0^{31} $AO0$ AO1 51 0 0^{30} 9 AO2 0 0^{30} 9 $AO2$ $AO1$ 51 0 0^{30} 9 AO1 51 0 0^{30} 9 AO2 0 0^{30} 0^{29} NC AGND 49 0 0^{29} NC $AGND$ 49 0 0^{29} NC 28 NC 0 0^{29} NC 0^{28} NC 0 0^{29} NC 0^{29} 0^{29} NC 0^{28} NC 0^{29} 0^{29} NC 0^{29} 0^{29} NC 0^{29} 0^{29} NC 0^{29} <			0 ³⁵	NC
NC53 O NC AGND52 O O NC AGND52 O O O AO151 O O O NC50 O O O AGND49 O O AGND49 O O $AGND$ 49 O O $AGND$ 47 O O $DGND$ 47 O O $DGND$ 46 O O DTR 45 O	NC	55	$-\frac{13}{2}$	NC
NC53 O NC AGND52 O O NC AGND52 O O O AO151 O O O NC50 O O O AGND49 O O +5V48 O O DGND47 O O DGND46 O O DTR45 O O CLKOUT44 O <td></td> <td></td> <td>0 34</td> <td>NC</td>			0 34	NC
AGND 52 0 32 0 NC 0 AGND 52 0 0 0 AO1 51 0 0 0 NC 50 0 0 0 AGND 49 0 0 0 AGND 47 0 0 0 DGND 47 0 0 0 DGND 46 0 0 0 DTR 45 0 0 0 CLKOUT 44 0 </td <td>NC</td> <td>54</td> <td>0^{12}</td> <td>NC</td>	NC	54	0^{12}	NC
AGND 52 0 0 32 0 NC 0 AGND 52 0 0 0 10 0 AGND 0 AO1 51 0 0 0 0 0 NC 50 0 0 0 0 0 AGND 49 0 0 0 0 0 DGND 47 0 0 0 0 0 DGND 46 0 0 0 0 0 DTR 45 0 0 0 0 0 DTR 45 0 <t< td=""><td></td><td></td><td>0³³</td><td></td></t<>			0 ³³	
AO151 O O AO0NC50 O O $AO2$ AGND49 O O O +5V48 O O DGND47 O O DGND47 O O DGND46 O O DTR45 O O CLKOUT44 O	NC	53	11	
AO151 O O AO0NC50 O O $AO2$ AGND49 O O O +5V48 O O DGND47 O O DGND47 O O DGND46 O O DTR45 O O CLKOUT44 O			0^{32}	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	AGND	⁵² 0	0^{10}	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			0 ³¹	
AGND49 49 $+5V$ O^{29} NC NC O^{28} +5V48 O^{28} O^{29} NC O^{28} DGND47 O^{27} O^{28} NC O^{27} DGND47 O^{26} O^{27} DGND O^{26} DGND46 O^{25} O^{26} GATE1 O^{26} DTR45 O^{26} O^{26} GATE0 O^{26} DTR45 O^{26} O^{24} CLK1 O^{24} CLKOUT44 O^{23} O^{210}	A01	⁵¹ 0	- 0 ⁹	
AGND49 49 $+5V$ O^{29} NC NC O^{28} +5V48 O^{28} O^{29} NC O^{28} DGND47 O^{27} O^{28} NC O^{27} DGND47 O^{26} O^{27} DGND O^{26} DGND46 O^{25} O^{26} GATE1 O^{26} DTR45 O^{26} O^{26} GATE0 O^{26} DTR45 O^{26} O^{24} CLK1 O^{24} CLKOUT44 O^{23} O^{210}			0 ³⁰	
$AGRD$ 47 0^{28} RC $bGRD$ 47 0^{28} RC $DGND$ 47 0^{27} $DGND$ $DGND$ 47 0^{26} 5 $CLKOUT$ 45 0^{26} $GATE1$ 0^{26} $GATE1$ 0^{26} $GATE1$ 0^{26} 0^{21} $CLK1$ 0^{24} $CLK2$ 0^{21} 0^{21} 0^{22} 0^{21} 0^{23} 0^{21}	NC	⁵⁰ 0	0 ⁸	
$AGRD$ 47 0^{28} RC $bGRD$ 47 0^{28} RC $DGND$ 47 0^{27} $DGND$ $DGND$ 47 0^{26} 5 $CLKOUT$ 45 0^{26} $GATE1$ 0^{26} $GATE1$ 0^{26} $GATE1$ 0^{26} 0^{21} $CLK1$ 0^{24} $CLK2$ 0^{21} 0^{21} 0^{22} 0^{21} 0^{23} 0^{21}			0 ²⁹	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	AGND		0 7	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			0 ²⁸	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	+5V		0 ⁻⁶	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	DOVD		0 ²⁷	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	DGND		<u> </u>	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	DCND		0 ²⁶	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	DGND		o 4	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	DTD		0 ²⁵	
$-\frac{1}{2}$	DTR		, 0 ⁻³	
$-\frac{1}{2}$	CI VOLT		0 24	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	CLKOUT	0	-2^{-2}	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			0 ²³	
0 ²² 0011	CLKIN	43 O		
		l	0 ²²	OUTI
)	

Pin definition about CN1:

Pin name	Туре	Pin function definition
AI0~AI15	Input	Analog input, reference ground is AGND.
AO0~AO3	Output	Analog output, reference ground is AGND.
AGND	GND	Analog ground.
DGND	GND	Digital ground.
CLKIN	Input	External clock input, please use DGND as reference ground.
CLKOUT	Output	Internal clock output, the reference ground is DGND.

DTR	Input	Digital trigger signal input, choose DGND as reference ground.
CLKXM	Output	On-board clock oscillator pulse output, supply clock signal for CLK0~CLK2.
CLK0~CLK2	Input	Clock input of counter 0~3.
GATE0~GATE2	Input	Gate of counter 0~3.
OUT0~OUT2	Output	The output of counter $0 \sim 3$.
+5V	Output	Output 5V power supply.
NC		Not Connected

Chapter 4 Connection Ways for Each Signal

4.1 Single-ended Input Connection

Single-ended mode can achieve a signal input by one channel, and several signals use the common reference ground. This mode is widely applied in occasions of the small interference and relatively many channels.




Figure 4.1 single-ended input connection

4.2 Differential-ended Input Mode

Double-ended input mode, which was also called differential input mode, uses positive and negative channels to input a signal. This mode is mostly used when biggish interference happens and the channel numbers are few. Single-ended/double-ended mode can be set by the software, please refer to PCI8195 software manual.

According to the diagram below, PCI8195 board can be connected as analog voltage double-ended input mode, which can effectively suppress common-mode interference signal to improve the accuracy of acquisition. Positive side of the 16-channel analog input signal is connected to AI0~AI7, the negative side of the analog input signal is connected to AI8~AI15, equipments in industrial sites share the AGND with PCI8195 board.




Figure 4.2 double-ended input connection




Figure 4.3 analog signal output connection




Figure 4.4 Clock Input/Output and Trigger Signal Connection





Figure 4.5 Counter/Timer Signal Connection


4.3 Methods of Realizing the Multi-card Synchronization

Three methods can realize the synchronization for the PCI8195, the first method is using the cascade master-slave card, the second one is using the common external trigger, and the last one is using the common external clock.


When using master-slave cascade card programs, the master card generally uses the internal clock source model, while the slave card uses the external clock source mode. After the master card and the slave card are initialized according to the corresponding clock source mode. At first, start all the slave cards, as the main card has not been activated and there is no output clock signal, so the slave card enters the wait state until the main card was activated. At this moment, the multi-card synchronization has been realized. When you need to sample more than channels of a card, you could consider using the multi-card cascaded model to expand the number of channels.



When using the common external trigger, please make sure all parameters of different PCI8195 are the same. At first, configure hardware parameters, and use digital signal triggering (DTR), then connect the signal that will be sampled by PCI8195, input triggering signal from DTR pin, then click "Start" button, at this time, PCI8195 does not sample any signal but waits for external trigger signal. When each module is waiting for external trigger signal, use the common external trigger signal to startup modules, at last, we can realize synchronization data acquisition in this way. See the following figure:




When using the common external clock trigger, please make sure all parameters of different PCI8195 are the same. At first, configure hardware parameters, and use external clock, then connect the signal that will be sampled by PCI8195, input trigger signal from DTR pin, then click "Start" button, at this time, PCI8195 does not sample any signal, but wait for external clock signal. When each module is waiting for external clock signal, use the common external clock signal to startup modules, at last, we realize synchronization data acquisition in this way. See the following figure:



5.1 AD Internal Trigger Mode

When AD is in the initialization, if the AD hardware parameter ADPara.TriggerMode = PCI8195_TRIGMODE_SOFT, we can achieve the internal trigger acquisition. In this function, when calling the StartDeviceProAD function, it will generate AD start pulse, AD immediately access to the conversion process and not wait for the conditions of any other external hardware. It also can be interpreted as the software trigger.

As for the specific process, please see the figure below, the cycle of the AD work pulse is decided by the sampling frequency.



5.2 AD External Trigger Mode

When AD is in the initialization, if the AD hardware parameter ADPara.TriggerMode = PCI8195_TRIGMODE_POST, we can achieve the external trigger acquisition. In this function, when calling the StartDeviceProAD function, AD will not immediately access to the conversion process but wait for the external trigger source signals accord with the condition, then start converting the data. It also can be interpreted as the hardware trigger. Trigger source includes the DTR (Digital Trigger Source) and ATR (Analog Trigger Source)

When the trigger signal is the digital signal (standard TTL-level), using the DTR trigger source.

(1) Edge trigger function

Edge trigger is to capture the characteristics of the changes between the trigger source signal and the trigger level signal to trigger AD conversion.

When ADPara.TriggerDir = PCI8195_TRIGDIR_NEGATIVE, choose the trigger mode as the falling edge trigger. That is, when the DTR trigger signal is on the falling edge, AD will immediately access to the conversion process, and its follow-up changes have no effect on AD acquisition.




Figure 5.2.1 Falling edge Trigger


When ADPara.TriggerDir = PCI8195_TRIGDIR_POSITIVE, choose the trigger mode as rising edge trigger. That is, when the DTR trigger signal is on the rising edge, AD will immediately access to the conversion process, and its follow-up changes have no effect on AD acquisition.


When ADPara.TriggerDir = PCI8195_TRIGDIR_POSIT_NEGAT, choose the trigger mode as rising or falling edge trigger. That is, when the DTR trigger signal is on the rising or falling edge, AD will immediately access to the conversion process, and its follow-up changes have no effect on AD acquisition. This function can be used in the case that the acquisition will occur if the exoteric signal changes.

(2) Triggering level function

Level trigger is to capture the condition that trigger signal is higher or lower than the trigger level to trigger AD conversion.

When ADPara.TriggerDir = PCI8195_TRIGDIR_NEGATIVE, it means the trigger level is low. When DTR trigger signal is in low level, AD is in the conversion process, once the trigger signal is in the high level, AD conversion will automatically stop, when the trigger signal is in the low level again, AD will re-access to the conversion process, that is, only converting the data when the trigger signal is in the low level.





When ADPara.TriggerDir = PCI8195_TRIGDIR_POSITIVE, it means the trigger level is high. When DTR trigger signal is in high level, AD is in the conversion process, once the trigger signal is in the low level, AD conversion will automatically stop, when the trigger signal is in the high level again, AD will re-access to the conversion process, that is, only converting the data when the trigger signal is in the high level.

When ADPara.TriggerDir = PCI8195_TRIGDIR_POSIT_NEGAT, it means the trigger level is low or high. The effect is the same as the internal software trigger.

Chapter 6 Methods of using AD Internal and External Clock Function

6.1 Internal Clock Function of AD

Internal Clock Function refers to the use of on-board clock oscillator and the clock signals which are produced by the user-specified frequency to trigger the AD conversion regularly. To use the clock function, the hardware parameters ADPara.ClockSource = PCI8195 _CLOCKSRC_IN should be installed in the software. The frequency of the clock in the software depends on the hardware parameters ADPara.Frequency. For example, if Frequency = 100000, that means AD work frequency is 100000Hz (that is, 100 KHz, 10 μ s /point).

6.2 External Clock Function of AD

External Clock Function refers to the use of the outside clock signals to trigger the AD conversion regularly. The clock signals are provide by the CLKIN pin of the CN1 connector. The outside clock can be provided by PCI8195 clock output (CN1 of CLKOUT), as well as other equipments, for example clock frequency generators. To use the external clock function, the hardware parameters ADPara.ClockSource = PCI8195_CLOCKSRC_OUT should be installed in the software. The clock frequency depends on the frequency of the external clock, and the clock frequency on-board (that is, the frequency depends on the hardware parameters ADPara.Frequency) only functions in the packet acquisition mode and its sampling frequency of the AD is fully controlled by the external clock frequency.

6.3 Methods of Using AD Continuum and Grouping Sampling Function

6.3.1 AD Continuum Sampling Function

The continuous acquisition function means the sampling periods for every two data points are completely equal in the sampling process of AD, that is, completely uniform speed acquisition, without any pause, so we call that continuous acquisition.

To use the continuous acquisition function, the hardware parameters ADPara.ADMode = $PCI8195_ADMODE_SEQUENCE$ should be installed in the software. For example, in the internal clock mode, hardware parameters ADPara.Frequency = 100000 (100KHz) should be installed, and 10 microseconds after the AD converts the first data point, the second data point conversion starts, and then 10 microseconds later the third data point begins to convert, and so on.

6.3.2 AD Grouping Sampling Function

Grouping acquisition (pseudo-synchronous acquisition) function refers to the sampling clock frequency conversion among the channels of the group in the AD sampling process, and also a certain waiting time exists between every two groups, this period of time is known as the Group Interval. Loops of group refer to numbers of the cycle acquisition for each channel in the same group. In the internal clock mode and the fixed-frequency external clock mode, the time between the groups is known as group cycle. The conversion process of this acquisition mode as follows: a short time stop after the channels conversion in the group (that is, Group Interval), and then converting the next group, followed by repeated operations in order, so we call it grouping acquisition.

The purpose of the application of the grouping acquisition is that: at a relatively slow frequency, to ensure that all of the time difference between channels to become smaller in order to make the phase difference become smaller, thus to ensure the synchronization of the channels, so we also say it is the pseudo-synchronous acquisition function. In a group, the higher the sampling frequency is, the longer Group Interval is, and the better the relative synchronization signal is. The sampling frequency in a group depends on ADPara. Frequency, Loops of group depends on ADPara.LoopsOfGroup, the Group Interval depend on ADPara. Group Interval.

Based on the grouping function, it can be divided into the internal clock mode and the external clock mode. Under the internal clock mode, the group cycle is decided by the internal clock sampling period, the total number of sampling channels, Loops of group and Group Interval together. In each cycle of a group, AD only collects a set of data. Under the external clock mode, external clock cycle \geq internal clock sampling cycle \times the total number of sampling channels \times Loops of group + AD chip conversion time, AD data acquisition is controlled and triggered by external clock. The external clock mode is divided into fixed frequency external clock mode and unfixed frequency external clock mode. Under the fixed frequency external clock mode, the group cycle is the sampling period of the external clock.

The formula for calculating the external signal frequency is as follows:

Under the internal clock mode:

Group Cycle = the internal clock sampling period \times the total number of sample channels \times Loops of group + AD chips conversion time + Group Interval

External signal cycle = (cycle signal points / Loops of group) × Group Cycle External signal frequency = 1 / external signal cycle

Under the external clock mode: (a fixed-frequency external clock) Group Cycle = external clock cycle External signal cycle = (cycle signal points / Loops of group) × Group Cycle External signal frequency = 1 / external signal cycle

Formula Notes:

The internal sampling clock cycle = 1 / (AD Para. Frequency)

The total number of sampling channels = AD Para. Last Channel – AD Para. First Channel + 1

Loops of group == ADPara.LoopsOfGroup

AD Chips conversion time = see "AD Analog Input Function" parameter

Group Interval = AD Para. Group Interval

Signal Cycle Points = with the display of the waveform signal in test procedures, we can use the mouse to measure the signal cycle points.

Under the internal clock mode, for example, sample two-channel 0, 1, and then 0 and 1 become a group. Sampling frequency (Frequency) = 100000Hz (cycle is 10μ s), Loops of group is 1, Group Interval = 50μ s, then the acquisition process is to collect a set of data first, including a data of channel 0 and a data of channel 1. We need 10uS to sample the two data, 20μ s to convert the data from the two channels. After the conversion time of an AD chip, AD will automatically cut-off to enter into the waiting state until the 50μ s group interval ends. We start the next group, begin to convert the data of channel 0 and 1, and then enter into the waiting state again, and the conversion is going on in this way, as the diagram following shows:




Figure 6.1 Grouping Sampling which grouping cycle No is 1 under the Internal Clock Mode

Note: a— internal clock sample cycle b— AD chips conversion time c—Group Interval d— group cycle

Change the loops of group into 2, then the acquisition process is to collect the first set of data, including two data of channel 0 and two data of channel 1, the conversion order is 0,1,0,1. We need 10µs to sample each of the four data. After the conversion time of an AD chip, AD will automatically stop to enter into the waiting state until the 50µs Group Interval ends. We start the next group, begin to convert the data of channel 0 and 1, and then enter into the waiting state again, and the conversion is going on in this way, as the diagram following shows:




Figure 6.2 Grouping Sampling which grouping cycle No is 2 under the Internal Clock Mode

Notes: a— internal clock sample cycle

b— AD chips conversion timec—Group Intervald— group cycle

Under the external clock mode, the requirement is: the external clock cycle \geq the internal clock sampling period \times the total number of sampling channels \times Loops of group + AD chip conversion time, otherwise, the external clock appearing in the group conversion time will be ignored.

Under the fixed-frequency external clock mode, for example, when sampling data of two-channel 0, 1, then channel 0 and channel 1 consist of a group. Sampling frequency (Frequency) = 100000Hz (the cycle is 10μ s), Loops of group is 2, then the acquisition process is to collect the first set of data, including two data of channel 0 and two data of channel 1, the order of conversion 0,1,0,1, We need 10μ s to sample the four data and 40μ s to convert of the four data. After the conversion time of an AD chip, AD will automatically stop to enter into the waiting state until the next edge of the external clock triggers AD to do the next acquisition, and the conversion is going on in this way, as the diagram following shows:




Figure 6.3 Grouping sampling under the fixed frequency external clock mode

Notes: a— internal clock sample cycle b—AD chips conversion time d—group cycle (external clock cycle)

Under an unfixed-frequency external clock mode, for example, the grouping sampling principle is the same as that of the fixed-frequency external clock mode. Under this mode, users can control any channel and any number of data. Users will connect the control signals with the clock input of the card (CLKIN), set the sampling channels and Loops of group. When there are external clock signals, it will sample the data which is set by users. Because the external clock frequency is not fixed, the size of external clock cycle is inconsistent but to meet: the external clock cycle \geq the internal clock sampling period × the total number of sampling channels × Loops of group + AD chip conversion time, , otherwise, the external clock edge appearing in the group conversion time will be ignored.




Figure 6.4 Grouping sampling under the not fixed frequency external clock mode

Note: a— internal clock sample cycle b—AD chips conversion time


Chapter 7 Subtractive Counter

Mode 0: Interrupt on terminal count

Under this mode, when given the initial value, if GATE is high level, the counter immediately begins to count by subtracting "1" each time, the counter output OUT turns into low level; when the count ends and the count value becomes 0, the counter output OUT becomes and keeps high level until given the initial value or reset. If a counter which is counting is given a new value, the counter will begin to count from the new value by subtracting "1" each time. GATE can be used to control the count, GATE=1 enables counting; GATE=0 disables counting.

OUT signal changes high from low can be used as interrupt request.


Time diagram is shown in Figure 1.



Mode 1: Hardware retriggerable one-shot

The mode can work under the role of GATE. After given the initial count value N, OUT becomes high level, the counter begins to count until the appearance of the rising edge of GATE, at this moment OUT turns into low level; when the count ends and the count value becomes 0, OUT becomes high level, that is, the output one-shot pulse width is determined by the initial count value N. If the current operation does not end and another rising edge of GATE appears, then the current count stops, the counter begins to count from N once again, and then the output one-shot pulse will be widened. When the count reduction of the counter has not yet reached zero, but it is given a new value N1. Only when it is the rising edge of GATE, the counter starts to count from N1.


Time diagram is shown in Figure 2.



Mode 2: Rate Generator

Under this mode, the counter is given the initial count value N and begins to count from (N-1), OUT becomes high level. When the count value becomes 0, OUT turns into low level. After a CLK cycle, OUT resumes high level, and the counter automatically load the initial value N and begin to count from (N-1). Thus the output will continue to output a negative pulse, its width is equal to one clock cycle, the clock number between the two negative pulses is equal to the initial value that is given to the counter. GATE=1 enables counting; GATE=0 disables counting. GATE has no effect on OUT. If change the initial count when counting, it will be effective next time.

Time diagram is shown in figure 3.



Mode 3: Square wave mode

Similar to Mode 2, the counter is given the initial count value N and begins to count from (N-1). When the signal of GATE is high level, it starts to count, timer/counter begins to count by subtracting "1" each time, more than half the initial count value. The output OUT has remained high level, when the count value is more than half of the initial count value; but the output OUT becomes low level, when the count value is less than half of the initial value. If the initial count value N is an even number, the output is 1:1 square-wave; if the initial count value N is an odd number, the output OUT has remained high level during the previous (n + 1)/2 count period; but the output OUT becomes low level during the post (n-1)/2 count period, that is, the high level has one clock cycle more than the low level. If change the initial count when counting, it will be effective next time. When GATE = 0, the count is prohibited, when GATE = 1, the count is permitted. Time diagram is shown in figure 4.





Figure 4

Mode 4: Software triggered strobe


Under this mode, the counter is given the initial count value N and begins to count, the output OUT becomes high level. When the count value becomes 0, it immediately outputs a negative pulse which is equal to the width of one clock cycle. If given a new count value when counting, it will be effective immediately. GATE=1 enables counting; GATE=0 disables counting. GATE has no effect on OUT. Time diagram is shown in figure 5.





Mode 5: Hardware triggered strobe

Under this mode, when the signal of GATE is on the rising edge, the counter starts to count (so it is called hardware trigger), the output OUT has remained high level. When the count value becomes 0, it outputs a negative pulse which is equal to the width of one clock cycle. And then the rising edge of GATE signal can re-trigger, the counter starts to count from the initial count value again, in the count period, the output has remained high level. When the count reduction of the counter has not yet reached zero, but it is given a new value N1. Only when it is the rising edge of GATE, the counter starts to count from N1. Time diagram is shown in figure 6.



Chapter 8 Notes, Calibration and Warranty Policy

8.1 Notes

In our products' packing, user can find a user manual, a PCI8195 module and a quality guarantee card. Users must keep quality guarantee card carefully, if the products have some problems and need repairing, please send products together with quality guarantee card to ART, we will provide good after-sale service and solve the problem as quickly as we can.

When using PCI8195, in order to prevent the IC (chip) from electrostatic harm, please do not touch IC (chip) in the front panel of PCI8195 module.

8.2 Analog Signal Input Calibration

Every device has to be calibrated before sending from the factory. It is necessary to calibrate the module again if users want to after using for a period of time or changing the input range. PCI8195 default input range: $\pm 5V$, in the manual, we introduce how to calibrate PCI8195 in $\pm 5V$, calibrations of other input ranges are similar.

Prepare a digital voltage instrument which the resolution is more than 5.5 bit, install the PCI8195 module, and then power on, warm-up for fifteen minutes.

- Zero adjustment: select one channel of analog inputs, take the channel AI0 for example, connect 0V to AI0, and then run ART Data Acquisition Measurement Suite in the WINDOWS. Choose channel 0, ±5V input range and start sampling, adjust potentiometer RP2 in order to make voltage value is 0.000V or about 0.000V. Zero adjustment of other channels is alike.
- 2) Full-scale adjustment: select one channel of analog inputs, take the channel AI0 for example, connect 4999.84mV to AI0, and then run ART Data Acquisition Measurement Suite in the WINDOWS. Choose channel 0, ±5V input range and start sampling, adjust potentiometer RP1 in order to make voltage value is 4999.84mV or about 4999.84mV. Full-scale adjustment of other channels is alike.
- 3) Repeat steps above until meet the requirement.

8.3 Analog Signal Output Calibration

In the manual, we introduce how to calibrate PCI8195 in $\pm 10V$ output range; calibrations of other output ranges are similar.

- Connect the ground of the digital voltage meter to any AGND of the CN162 core D-type plug. Connect the input side of the voltage meter to the DA channel which needs calibration. Run PCI8195 test procedure under Windows, select the DA output detection.
- 2) By adjusting the DA reference voltage to adjust potentiometer RP4、RP8、RP3、RP7 in order to make AO0~AO3 output 0.000V.
- 3) To set DA output is 10V, adjust potentiometer RP6、RP10 、RP5、RP9 in order to make AO0~AO3output voltage value is 9995.11mV.
- 4) Repeat steps above until meet the requirement.

8.4 DA use

In demonstration program, the continuous output interval of waveform output can not be carried out; the main objective is to test the strength of DA output.

8.5 Warranty Policy

Thank you for choosing ART. To understand your rights and enjoy all the after-sales services we offer, please read the following carefully.

1. Before using ART's products please read the user manual and follow the instructions exactly. When sending in damaged products for repair, please attach an RMA application form which can be downloaded from: www.art-control.com.

2. All ART products come with a limited two-year warranty:

- > The warranty period starts on the day the product is shipped from ART's factory
- For products containing storage devices (hard drives, flash cards, etc.), please back up your data before sending them for repair. ART is not responsible for any loss of data.
- Please ensure the use of properly licensed software with our systems. ART does not condone the use of pirated software and will not service systems using such software. ART will not be held legally responsible for products shipped with unlicensed software installed by the user.
- 3. Our repair service is not covered by ART's guarantee in the following situations:
- > Damage caused by not following instructions in the User's Manual.
- > Damage caused by carelessness on the user's part during product transportation.
- > Damage caused by unsuitable storage environments (i.e. high temperatures, high humidity, or volatile chemicals).
- > Damage from improper repair by unauthorized ART technicians.
- > Products with altered and/or damaged serial numbers are not entitled to our service.
- 4. Customers are responsible for shipping costs to transport damaged products to our company or sales office.
- 5. To ensure the speed and quality of product repair, please download an RMA application form from our company website.

Products Rapid Installation and Self-check

Rapid Installation

Product-driven procedure is the operating system adaptive installation mode. After inserting the disc, you can select the appropriate board type on the pop-up interface, click the button [driver installation]; or select CD-ROM drive in Resource Explorer, locate the product catalog and enter into the APP folder, and implement Setup.exe file. After the installation, pop-up CD-ROM, shut off your computer, insert the PCI card. If it is a USB product, it can be directly inserted into the device. When the system prompts that it finds a new hardware, you do not specify a drive path, the operating system can automatically look up it from the system directory, and then you can complete the installation.

Self-check

At this moment, there should be installation information of the installed device in the Device Manager (when the device does not work, you can check this item.). Open "Start -> Programs -> ART Demonstration Monitoring and Control System -> Corresponding Board -> Advanced Testing Presentation System", the program is a standard testing procedure. Based on the specification of Pin definition, connect the signal acquisition data and test whether AD is normal or not. Connect the input pins to the corresponding output pins and use the testing procedure to test whether the switch is normal or not.

Delete Wrong Installation

When you select the wrong drive, or viruses lead to driver error, you can carry out the following operations: In Resource Explorer, open CD-ROM drive, run Others-> SUPPORT-> PCI.bat procedures, and delete the hardware information that relevant to our boards, and then carry out the process of section I all over again, we can complete the new installation.